iSpec.ai
Convert Specification to Code

English to SystemVerilog Assertion
Enter English
SystemVerilog Assertion to English
Enter SVA
English to Sequence
Enter English

Upcoming Presentation at DVCon US 2022 on "Automatic Translation of Natural Language to SystemVerilog Assertions"